Both sides previous revision
Previous revision
Next revision
|
Previous revision
Next revision
Both sides next revision
|
publications [2017/06/18 09:15] arijit [Conferences] |
publications [2018/01/08 23:39] arijit [Journals] |
======Publications====== | ======Publications====== |
=====Journals===== | =====Journals===== |
* Nilotpal Chakraborty, Arijit Mondal and Samrat Mondal, "//Intelligent Scheduling of Thermostatic Devices for Efficient Energy Management in Smart Grid//", IEEE Transactions on Industrial Informatics, 2017 (Accepted). | * Nilotpal Chakraborty, Arijit Mondal and Samrat Mondal, "//Intelligent Scheduling of Thermostatic Devices for Efficient Energy Management in Smart Grid//," in IEEE Transactions on Industrial Informatics, vol. 13, no. 6, pp. 2899-2910, Dec. 2017. |
* Arijit Mondal, P. P. Chakrabarti, Pallab Dasgupta, “//Symbolic Event Propagation Based Minimal Test Set Generation for Robust Path Delay Faults//”, ACM Transactions on Design Automation of Electronic Systems, Volume 17 Issue 4, October 2012. | * Arijit Mondal, P. P. Chakrabarti, Pallab Dasgupta, “//Symbolic Event Propagation Based Minimal Test Set Generation for Robust Path Delay Faults//”, ACM Transactions on Design Automation of Electronic Systems, Volume 17 Issue 4, October 2012. |
* Arijit Mondal, P. P. Chakrabarti, Pallab Dasgupta, “//Statistical static timing analysis using symbolic event propagation”, IET Circuit, Device and Systems//, Vol 1, No 4, pages 283-291, 2007. | * Arijit Mondal, P. P. Chakrabarti, Pallab Dasgupta, “//Statistical static timing analysis using symbolic event propagation”, IET Circuit, Device and Systems//, Vol 1, No 4, pages 283-291, 2007. |
* Arijit Mondal, P. P. Chakrabarti, “//Reasoning about timing behavior of digital using symbolic event propagation and temporal logic//”, IEEE Transaction on Computer Aided Design of Integrated Circuits and Systems, Vol 25, No. 9, pages 1973-1814, 2006. | * Arijit Mondal, P. P. Chakrabarti, “//Reasoning about timing behavior of digital using symbolic event propagation and temporal logic//”, IEEE Transaction on Computer Aided Design of Integrated Circuits and Systems, Vol 25, No. 9, pages 1973-1804, 2006. |
| |
=====Conferences===== | =====Conferences===== |